![]() |
||||||||||||
|
|
||||||||||||
|
A USB 3.0 Device IP Core that provides high performance SuperSpeed USB connectivity in a small footprint solution for quick and easy implementation of a USB Device interface.
Simplified Block Diagram Main Features: ►USB 3.0 SuperSpeed support, 5Gbit/s Architecture: The USB 3.0 Device IP Core, implements all required functions to transport USB 3.0 traffic. This includes the PHY Layer, which implements support functions required to talk to a USB 3.0 PIPE complaint PHY interface; The Link and Protocol layers that implement the USB 3.0 link management, transaction management and data transfers; and the Transport Layer, which provides and interface to external interfaces. Size & Speed
Development Boards: ►Xilinx
Virtex-5 FXT (USB 3.0 Device demonstration is
available for the FX100T version of this board. Please contact us for
details |
|
|||||||||||
|
HiTech Global Design & Distribution, LLC |
||||||||||||